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Abstract. This contribution extends the Degradation Delay Model (DDM), pre-
viously developed for CMOS inverters, to simple logic gates. A gate-level
approach is followed. At a first stage, all input collisions producing degradation
are studied and classified. Then, an exhaustive model is proposed, which defines
a set of parameters for each particular collision. This way, a full and accurate
description of the degradation effect is obtained (compared to HSPICE) at the
cost of storing a rather high number of parameters. To solve that, a simplified
model is also proposed maintaining similar accuracy but with a reduced number
of parameters and a simplified characterization process. Finally, the complexity
of both models is compared.
1 Introduction
As digital circuits become larger and faster, better analysis tools are required. It means 
that logic simulators must be able to handle bigger circuitry in a more and more accu-
rate way. Simulating larger circuits is aided by the evolution of computer systems 
capabilities, and accuracy is improved by providing more realistic delay models.
Currently, there exist accurate delay models which take account of most modern 
issues [1, 2, 3, 4]: low voltage operation, sub-micron and deep sub-micron devices, 
transition wave-form, etc. Besides these effects there are also dynamic situations 
which might be handled by the delay model. The most important dynamic effects are 
the so-called input collisions [5]: a gate behavior when two or more input transitions 
happen close in time may be quite different from the response to an isolate input tran-
sition. Of all these input collisions, there is a special interest in the glitch collisions, 
which are those that may cause an output glitch. Being able to handle these glitch col-
lisions is important since they are more and more likely to happen in current fast cir-
cuits, and will help us to determine race conditions and truly power consumption due 
to glitches [6, 7]. This is also strongly related to the modeling of the inertial effect [8], 
which determines when a glitch is filtered, and to the triggering of metastable behavior 
in latches [9, 10, 11, 12]. Other authors have treated the problem of glitches, either par-
tially or not very accurately [5, 6, 7, 13].
In a previous work [14, 15] we have studies the problem from a more general point
of view, called the Delay Degradation Effect, showing its importance and proposing a
very accurate model for the CMOS inverter. The model obtained is called Degradation
Delay Model (DDM).
In the present paper we extent the model to simple gates (<N>AND, <N>OR) from
the viewpoint of a gate-level modeling, looking for an external characterization suited
to standard cell characterization. In Sect. 2 we summarize the basic aspects of the
DDM. Then we will make the extension to gates, studying the types of glitch collisions
and defining an exhaustive model for degradation at the gate level in Sect. 3. From the
characterization results in section Sect. 4, we will derive a simplified model, which
accuracy and complexity is compared to the exhaustive one. Finally, we derive some
conclusions.
2 Degradation Delay Model (DDM)
The degradation effect consists in the reduction of the propagation delay of an input
transition to a gate, when this input transition takes place close in time to a previous
input transition. This effect includes the propagation of narrow pulses and fast pulse
trains, and the delay produced by glitch collisions. This reduction in the delay can be
expressed with an attenuating factor applied to the normal propagation delay, ,
which is the delay for a single, isolated transition without taking account of the degra-
dation effect:
 , (1)
where T is the time elapsed since the last output transition, and determines how much
degradation applies to the current transition, and and are the degradation param-
eters, which are determined by fitting to electrical simulation data. For a given input
transition, degradation will depend on the value of T, which express the internal state
of the gate when the transition arrives, caused by previous transitions (Fig. 1). Parame-
ters , and , in turn, depend on multiple factors: input transition time ( ),
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Fig. 1. Quantification of delay degradation: a) degradation due to a narrow pulse, b) degradation
due to a glitch collision.
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output load ( ), supply voltage ( ) and gate's geometry ( and ). For the
normal propagation delay, , good models can be found in the literature [2] and any
of them can be used here. In [14] we obtained expressions for and as a function
of these parameters:
 , (2)
where the pair (x, y) is (f, N) or (r, P) to distinguish falling from rising output transi-
tions respectively. and are the MOS transistors thresholds. The parameters
a, b and c are obtained in order to fit simulation data and characterize the process.
3 Degradation Delay Model at the Gate Level
In this section we will extent the DDM to simple gates (<N>AND, <N>OR) by per-
forming three steps:
1. Reformulate (2) at the gate level, when no information about the gate’s internal
structure is available. Gate-level degradation parameters are defined in this step.
2. Finding out which distinct cases may lay to delay degradation. These are the glitch
collisions or degraded collisions.
3. Defining a set of parameters for each glitch collision.
Due to point 3, the model defined this way may contain many parameters, with a par-
ticular set for each glitch collision case. Thus, this model will be referred to as gate-
level exhaustive model for delay degradation. The purpose of this model is to be able
to reproduce the propagation of each glitch collision with maximum accuracy.
3.1 DDM Reformulation at the Gate Level
To rewrite (2) we join together in a single new gate-level parameter the old ones and
those internal parameters, not visible at the gate level. In other words, becomes ,
 becomes  and  becomes . This way, (2) is rewritten as
 . (3)
gives the value of when , and is strongly related to the gate’s internal
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output capacitance; depends on the geometry (or equivalent geometry) of the gate
and is related to some “effective” gate threshold. A single value of A, B and C will
be calculated for each glitch collision.
3.2 Glitch Collisions
In a simple gate we can distinguish two types of glitch collisions, depending on how
and to which values inputs change. To be able to talk in a general sense we will call
the sensitizing logic value, or the logic value of the inputs which makes the output of
the gate sensible to other inputs. It is “0” for (N)OR gates and “1” for (N)AND gates.
The opposite value will be noted as  (non-sensitizing logic value).
When in a simple gate all inputs are equal to , the output value is for non-
inverting gates and for inverting gates. For any other input vector, the value of the
output is the opposite. In the following we will consider inverting gates since a similar
discussion can be applied to the non-inverting case. Using this, two types of glitch col-
lisions can be defined
• Type 1: Initially, have value and the output is . The output may change if any
input changes, and a glitch may occur only if the same input changes again to value
. This type corresponds to a positive pulse in one input of a NOR gate or a nega-
tive pulse in one input of a NAND gate. Only one input is involved in this type of
glitch collision and then, n possible collisions of type 1 exist for a n-input simple
gate.
• Type 2: In this case, every input except one (the j-th) have value and the output is
also . The output may change only if input j changes to , and an output glitch
may occur if any input (the i-th) changes to . This way, any input pair (even if
) may produce a glitch collision of type 2, resulting in  possibilities.
We use collision-i to refer to type-1 collisions with i-th input changing, and collision-ij
to refer to a type-2 collision with input i-th changing after input j-th. In Table 1 we
have summarized the properties of both types of collisions for NOR and NAND gates.
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Table 1. Glitch collisions characteristics for NOR and NAND gates. “i” is the index of the input
changing alone or in second place. “j” is the index of the input changing in first place.
 Type of
collision
Input evolution Final output transition
NOR NAND NOR NAND
Type 1 i: 0-1-0
rest: 0
i: 1-0-1
rest: 1
rising
(r)
falling
(f)
Type 2
j: 1-0
i: 0-1
rest: 0
j: 0-1
i: 1-0
rest: 1
falling
(f)
rising
(r)
3.3 Exhaustive Model for Gate-Level Delay Degradation
The total number of collisions for a n-input gate including type-1 and type-2 is
 . (4)
Any of such collisions may be studied like an inverter under a narrow pulse input.
Equations (1) and (3) can be applied to each case and a particular set of (A, B, C)
parameters obtained for each collision. In this sense, if we make to represent any of
, , A, B or C, we can refer to any single value with a notation like this:
• : value of parameter  for collision-i.
• : value of parameter  for collision-ij.
These parameters can be expressed in vector/matrix notation like this:
 . (5)
In Table 2 we show the vector/matrix form or parameters A, B and C for gates NOR2,
NAND2 and INVERTER. Using (5), the expressions in (3) can also be written in vec-
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∆
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Table 2. Vector/matrix form of gate-level degradation parameter for an INVETER and two-
inputs NOR and NAND gates.
Type of gate Parameter A Parameter B Parameter C
NOR2
NAND2
INV
A˜ r Ar1 Ar2=
A˜ f
A f 11 A f 12
A f 21 A f 22
=
B˜ r Br1 Br2=
B˜ f
B f 11 B f 12
B f 21 B f 22
=
C˜ r Cr1 Cr2=
C˜ f
C f 11 C f 12
C f 21 C f 22
=
A˜ r
Ar11 Ar12
Ar21 Ar22
=
A˜ f A f 1 A f 2=
B˜ r
Br11 Br12
Br21 Br22
=
B˜ f B f 1 B f 2=
C˜ r
Cr11 Cr12
Cr21 Cr22
=
C˜ f C f 1 C f 2=
A˜ r Ar=
A˜ f A f=
B˜ r Br=
B˜ f B f=
C˜ r Cr=
C˜ f C f=
tor/matrix form:
 , (6)
where  and  are n-dimensional all-1's vector and matrix respectively.
4 Results
To obtain the whole set of parameter for a gate we use a characterization process which
consists in two tasks:
1. Obtain vs. curves (see eq. 1) using an electrical simulator like HSPICE. For
each curve, a value of  and  is obtained by fitting the simulation data to (1).
2. Task 1 is done repeatedly using different values of and . The resulting and
 data is fitted to (3) and a value of A, B and C obtained.
The two phases are carried out for each glitch collision. The whole process in order to
fully characterize a gate is quite complex. For example, the exhaustive characterization
of a NAND4 gate requires performing about 8000 transient analysis. To make such a
complexity affordable, we have developed an automatic characterization tool which
handles the whole characterization process, from launching the electrical simulator
which performs the transient analysis, to make the curve fitting tasks. Using this tool, it
is quite straight forward to study a wide set of gates.
Qualitatively, the results obtained for all gates analyzed are quite similar in the
sense that simulation data can be easily fitted to (1) and (3), validating the degradation
model. An example can be seen in Fig. 2. Gates ranging from 1 to 4 inputs have been
analyzed. As an example, we present the results for a NAND4 and a NOR4 gates in
Table 3. NAND4 data is also in graphical form in Fig. 3, and serves as example since
all gates give quite similar qualitative results.
5 Simplified Model
It can be easily observed in Fig. 2 how A, B and C are almost independent of the first
changing input (j) in type-2 collisions. It means that in practice, the degradation effect
does not depend on which input triggered the last output transition, only on when that
output transition took place. In other words, it depends on the state of the gate, but not
on which input put the gate on that state. This makes that degradation parameters of
the form  to be very similar for different values of j.
Based on this result we propose a simplified degradation model for gates, in which
we consider a single value of the parameter regardless the value of j. It means substi-
tuting each row in the matrices of Table 3 for a single value. This single value is partic-
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Any value of k with is possible. Our criterion is to take an intermediate
value of the form
 . (8)
This way, each matrix in Table 3 is reduced to a single column, which can be writ-
ten like a vector. The resulting simplified set of parameter for NOR4 and NAND4
gates of the previous example are shown in Table 4. The number of glitch collisions
that we need to take into account is reduced to .
The values of the parameter for different j are so similar that the simplified model is
almost as accurate as the exhaustive model, but the number of parameters is greatly
reduced, as well as the characterization process complexity. In Table 5 we compare the
Fig. 2. Example of simulation data fitting to degradation model: a) vs. , b) vs. ,
c)  vs. .
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Table 3. Vector/matrix form of gate-level degradation parameter for a four-inputs NOR and
NAND gates.
NOR4 NAND4
112.819 145.08 275.101 568.706 341.335 363.03 432.19 533.097
788.806 804.331 780.062 786.426 364.451 356.81 359.536 357.584
824.225 824.258 823.485 824.397 374.961 364.568 365.183 365.746
860.778 847.25 852.561 850.086 395.57 391.429 390.884 388.101
875.267 876.37 881.897 878.463 436.244 432.208 421.57 416.158
2.71788 2.62542 2.41312 1.83907 15.2991 15.4685 15.3365 14.7835
7.32507 7.21159 7.30652 7.29638 14.7053 14.5088 14.4525 14.5096
7.43454 7.45502 7.44032 7.42662 15.2026 15.4239 15.4003 15.4015
7.49901 7.5641 7.52869 7.54409 15.6956 15.7685 15.7861 15.833
7.60508 7.60983 7.58054 7.61039 16.3134 16.2464 16.3738 16.4578
1.56364 1.47036 1.39764 1.29989 1.49791 1.39779 1.27071 1.04927
1.80267 1.76748 1.69145 1.67959 1.97685 1.89809 1.8573 1.84559
2.14557 2.09964 2.05788 2.02964 2.49992 2.43175 2.40956 2.39455
2.42609 2.37594 2.3378 2.31878 2.90296 2.90767 2.752 2.74911
2.74211 2.70625 2.67864 2.68137 3.2206 3.20356 3.1773 3.15793
A˜ r A˜ f
A˜ f A˜ r
B˜ r B˜ f
B˜ f B˜ r
C˜ r C˜ f
C˜ f C˜ r
Table 4. Vector form of simplified gate-level degradation parameter for a four-inputs NOR and
NAND gates.
NOR4 NAND4
112.819 145.08 275.101 568.706 341.335 363.03 432.19 533.097
804.331 824.258 847.25 876.37 356.81 364.568 391.429 432.208
2.71788 2.62542 2.41312 1.83907 15.2991 15.4685 15.3365 14.7835
7.21159 7.45502 7.5641 7.60983 14.5088 15.4239 15.7685 16.2464
1.56364 1.47036 1.39764 1.29989 1.49791 1.39779 1.27071 1.04927
1.76748 2.09964 2.37594 2.70625 1.89809 2.43175 2.90767 3.20356
A˜ r A˜ f
A˜ f A˜ r
B˜ r B˜ f
B˜ f B˜ r
C˜ r C˜ f
C˜ f C˜ r
number of parameters and the characterization complexity (measured as the number of
transient analysis) for both models, applied to gates with up to five inputs. The benefits
of the simplified model are clear, specially when increasing the number of inputs.
Fig. 3. Graphical representation of gate-level degradation parameter for a NAND4 gate. i is the
changing input in type-1 collisions. j and i are the first and second changing inputs respectively
in type-2 collisions. The graphs show the variation of degradation parameters with the number
of the input(s) changing.
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Table 5. Comparison of the exhaustive and the simplified model in terms of number of
parameters and characterization complexity. If is the number of glitch collisions, the number
of parameters is and the number of transient analysis is stimated as . is
for the exhaustive model and  for the simplified model.
n
no. of parameters no. of tran analysis
exhaustive simplified exhaustive simplified
1 6 6 800 800
2 18 12 2400 1600
3 36 18 4800 2400
4 60 24 8000 3200
5 90 30 12000 4000
nc
3nc 400nc nc n n 1+( )
2n
 Type-1 collisions Type-2 collisions
6 Conclusions
A way to extend the degradation delay model to the gate level has been presented.
Those input collisions that may cause degradation effect (glitch collisions) have been
analyzed and classified. Two models are presented: an exhaustive one which assigns a
set of degradation parameters to each glitch collision, and a simplified one which asso-
ciates a set of parameters to each input, instead to each collision. The simplifies model
has similar accuracy but reduces both the number of parameters and the complexity of
the characterization process. This model allows the accurate simulation of the degrada-
tion effect at the gate level. An experimental simulator which implements this model is
currently under development.
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